

1. Publication N° <i>INPE-4033-RTR/093</i>	2. Version	3. Date <i>Nov., 1986</i>	5. Distribution <input type="checkbox"/> Internal <input type="checkbox"/> External <input checked="" type="checkbox"/> Restricted
4. Origin <i>DCA/DIA</i>	Program <i>SUBORD</i>		
6. Key words - selected by the author(s) <i>TELEMETRY ENCODER - DATA ACQUISITION</i> <i>TELEMETRY FORMAT - PSK MODULATION</i>			
7. U.D.C.: 621.398			
8. Title <i>THE DIRECT TELEMETRY ENCODER:</i> <i>A DETAILED DESCRIPTION</i>	<i>INPE-4033-RTR/093</i>		10. N° of pages: 39
9. Authorship <i>Alderico R. de Paula Junior</i> <i>Ricardo de Azevedo Mendes</i> <i>Fernando Antonio Pessotta</i>			11. Last page: A.15
Responsible author <i>Eduardo</i>			12. Revised by <i>Eduardo W. Bergamini</i>
14. Abstract/Notes <i>This document presents a detailed description of the Direct Telemetry Encoder for the data collection satellite. The Encoder acquires 72 digital and 96 analog telemetry signals from the satellite subsystems.</i> <i>The acquired data is formated in a 128 octet frames.</i> <i>The telemetry frames are continuously generated producing a bit stream of 2048 bps. The bit string is biphase encoded and modulates a 65.536 kHz square wave subcarrier in PSK, producing the telemetry video that is sent to S-band transponder.</i>	13. Authorized by <i>Marco Antonio Raupp</i> <i>Director Geral</i>		
15. Remarks			

TÍTULO

A DETAILED DESCRIPTION

CÓDIGO O.T.

PREPARADO POR

APROVAÇÕES

ASS.	<i>Alderico R. de Paula Jr.</i>	21/07/86
NOME	Alderico R. de Paula Jr.	
DATA		

ASS.	<i>Alderico R. de Paula Jr.</i>	21/07/86
NOME	Alderico R. de Paula Jr.	
DATA		

ASS.	<i>Ricardo de A. Mendes</i>	1 / 1
NOME	Ricardo de A. Mendes	
DATA		

ASS.	<i>Eduardo W. Bergamini</i>	04 / 08 / 86
NOME	Eduardo W. Bergamini	
DATA		

ASS.	<i>Fernando Antonio Pessotta</i>	21 / 07 / 86
NOME	Fernando Antonio Pessotta	
DATA		

ASS.	<i></i>	1 / 1
NOME		
DATA		

ASS.	<i></i>	1 / 1
NOME		
DATA		

ASS.	<i></i>	1 / 1
NOME		
DATA		

ASS.	<i></i>	1 / 1
NOME		
DATA		

ASS.	<i></i>	1 / 1
NOME		
DATA		



CONTENTS

LIST OF FIGURES

LIST OF TABLES

1 - INTRODUCTION

2 - CONTROLLER

2.1 - Timing Circuit

2.2 - Analog Acquisition Module

2.3 - Digital Acquisition Module

2.4 - CRC Module

2.5 - Biphase Encoder and PSK Modulator Module

3 - DIGITAL INTERFACE I

4 - DIGITAL INTERFACE II

5 - ANALOG INTERFACE I

6 - ANALOG INTERFACE II AND III

APPENDIX A-ELECTRIC DIAGRAM



LIST OF FIGURES

- 1 - CODIR Telemetry Frame
- 2 - Direct Telemetry Encoder Block Diagram
- 3 - Block Diagram of the Controller Circuit
- 4 - Diagram of Amplifier
- 5 - Diagram of Comparator Circuit
- 6 - Diagram of biphase encoder and PSK Modulator Circuits
- 7 - Temperature Acquisition Circuit



LIST OF TABLES

Components List of Controller

Components List of Digital I Interface

Components List of Digital II Interface

Components List of Analog I Interface

Components List of Analog II Interface

Components List of Analog III Interface

Wiring, Cabling Subsystem and Connectors and Accessories

DIRECT TELEMETRY ENCODER1 - INTRODUCTION

Basically the Direct Telemetry Encoder (CODIR) is a unit that acquires telemetry signal, formats the acquired telemetry in frames and sends them to the S-Band transponder and the umbilical connector.

The data from the subsystems is sent to two sets of multiplexers both inside the CODIR. The first set is controlled by the CODIR and the second one is controlled by the UAC of the UPD/C which receives the corresponding multiplexed output.

The telemetry data acquired from the subsystems by the multiplexer under CODIR control is formatted in a 128 octet frame as depicted in Figure 1.

0	1	2	3			126	127
SYNC	SYNC	MODE AND FRAME #	FORMAT #	TELEMETRY DATA (108 OCTETS)	SPARE (14 OCTETS)	CRC	CRC

Fig. 1 - CODIR Telemetry Frame

The telemetry frames are continuously generated at a rate of two frames per second producing a bit stream of 2048 bps. The bit string is biphase encoded and modulates a 65.536 kHz square wave subcarrier in PSK, producing the telemetry video that is sent to the S-Band transponder and to the umbilical connector.

The CODIR consists of a controller, three Analog Interfaces and two Digital Interfaces. The block diagram of the CODIR is presented in Figure 2.




Fig. 2 - Direct Telemetry Encoder Block Diagram.



2 - CONTROLLER

The controller provides the address for external multiplexers, converts the analog telemetry signals into digital ones and formats the acquired telemetry in frames, adding a header and CRC to the beginning and end of frame, respectively.

The block diagram of the controller is presented in Figure 3.




Fig. 3 - Block Diagram of the Controller Circuit



2.1 - TIMING CIRCUIT

This circuit is composed of a 131.072 kHz oscillator and a set of counters that supply the internal and external multiplexer address and the 8 - bit frame number.

2.2 - ANALOG ACQUISITION MODULE

This module consists of 12 - channels differential analog multiplexers, an amplifier, an A/D converter and an 8 - bits digital multiplexer. Each analog input receives eight analog signals multiplexed in the analog interface. The differential multiplexer output is amplified to adapt the input signal level to the A/D converter.

The amplifier circuit is presented in Figure 4.




Fig. 4 - Diagram of Amplifier

The two voltage followers are utilized to provide a high input impedance. The input voltage is limited by the diodes and the gain of the differential amplifier is two.

The A/D converter is based on AD 571 manufactured by Analog Devices. This A/D is a 10 bits converter, but only the 8 most significative bits are used. The A/D input range is programed to 0v to 10v and the conversion time is 25 μ seg.

The A/D output is serialized by 8 channel digital multiplexers.



2.3 - DIGITAL ACQUISITION MODULE

This module consists of a 9-channel differential analog multiplexer, a comparator circuit, four 8-channel digital multiplexers and a 3-channel digital multiplexer.

The four 8-channel multiplexers provide the synchronization word (16 bits), the mode (8 bits) and the frame number generated by the timing circuit.

Each input channel of the differential digital multiplexer receives 8 digital signals multiplexed in the digital interfaces.

The differential multiplexer outputs are applied to a comparator circuit, described in Figure 5.




Fig. 5 - Diagram of Comparator Circuit.

The voltage followers are utilized to provide a high input impedance. The comparator is utilized to provide 2v of threshold to discriminate the digital levels.

The diodes protect the comparator against negative voltage.

The 3 channel digital multiplexers sequence the signal from digital and analog acquisition modules and spare signals (a 112 bits sequence of zeros and ones).



2.4 - CRC MODULE

This circuit generates a 16-bits, cyclic redundant code word during the transmission of the telemetry frame to ground. The generation of the CRC begin as soon as the synchronism word is transmitted. The polynomial selected for the CRC is $G(x) = x^{16} + x^{12} + x^5 + 1$.

2.5 - BIPHASE ENCODER AND PSK MODULATOR MODULE

This circuit encodes the telemetry bit stream in a Biphase L using a clock of 2048 Hz (see Figure 6).

The glitches generated in this circuit are eliminated by flip-flop of the PSK modulator circuit.

The stream bit from biphase encoder modulates a subcarrier of 65,536 kHz in PSK as presented in Figure 6.




Fig. 6 - Diagram of BiPhase Encoder and PSK Modulator Circuits.



The circuit and timing diagram of controller are presented in Appendix A.

3 - DIGITAL INTERFACE I

The Digital Interface I consists of two sets of 32-channels differential multiplexers. The first set is addressed by the CODIR controller, while the second set is addressed by UAC of the UPC. Each digital telemetry input is sent to the two set of multiplexers that can be energized and operated independently.

The 1 MΩ resistor in the input of the multiplexers are utilized to protect the input against over voltage and to isolate the multiplexers controlled by the CODIR from the multiplexers controlled by the UAC of the UPD/C.

The differential multiplexers are used in order to isolate the ground among the subsystems and to reject the common mode noise.

The Digital Interface I circuit is presented in Appendix A.

4 - DIGITAL INTERFACE II

The Digital Interface II is similar to Digital Interface I. The only difference is the number of input channels, that is 40.

This interface also contains the comparator circuits to receive the multiplex address from the UAC of the UPD.

The digital interface II circuit is presented in Appendix A.



5 - ANALOG INTERFACE I

This interface is utilized to multiplex the 32 signals from the thermistors. In this interface, it is not necessary to multiplex the return of the thermistor because they have the same reference point. The thermistor circuits (Figure 7) are energized independently of the CODIR.

The Analog Interface I circuit is presented in Appendix A.




Fig. 7 - Temperature Acquisition Circuit.

6 - ANALOG INTERFACE II AND III

These interfaces are utilized to acquire the analog telemetry from subsystems. Each interface has the capability to acquire up to 32 channels.

In a similar way to the digital interface, the differential multiplexers are utilized to isolate the ground among the subsystems and to reject the common mode noise.

The Analog Interface II and III circuits are presented in Appendix A.



COMPONENTS LIST OF CONTROLLER

QTY	DESCRIPTION OF COMPONENT	PART NUMBER
	Analog Digital Converter	AD571SD-883
	Cristal Oscillator CMOS Frequence 131.072 kHz	CO.422D-2B
	3 Terminal Negative Regulators	LM79M05H03A
5	Diode High - Speed Switching	1N4148
	Resistor 5KΩ; 1/8 W, 5%	
20	Resistor 10KΩ, 1/8 W, 5%	
5	Resistor 6K2, 1/8 W, 5%	
	Resistor 510KΩ, 1/8 W, 5%	
2	Resistor 2,5MΩ, 1/8 W, 5%	
	Resistor 5,1 MΩ, 1/8; 5%	
	Disc Ceramic Capacitor 33PF	
10	Disc Ceramic Capacitor 100 KPF	
3	D- Type Flip-Flop	4013B
6	Binary with asynchronous clear	40161B
5	8 Channel Data Selector	4512B
8	Analog Multiplexer/Demultiplexer	4051B
2	Quad Exclusive - or Gate	4070B
3	Nand Gates Quad 2 - INPUT	4011B
	And Gate Triple 3-input and Gate	4073B
2	Dual 4 - Stage Static Shift Register	4015B
	8 - Input nor/or Gate	4078B
	8 - Input Nand/and Gate	4068B
	Hex High-to-Low voltage (inverter)	4049VB
	Low Power Low off set voltage Quad Comparator	LM139AJ14A
4	Voltage Follower CER. Dip	LM110J14A
	Operational Amplifier	LM101AJ14A



COMPONENTS LIST OF DIGITAL I INTERFACE

QTY	DESCRIPTION OF COMPONENT	NUMBER PART
18	Analog Multiplexer/Demultiplexer	4051B
	3 - Terminal Negative Regulators	LM79M05H03A
128	Resistor 1MΩ , 1/8W, 5%	
	FC Printed Circuit Board Connectors	FC0801-120-00
6	Resistor 2KΩ , 1/8W, 5%	
6	Resistor 3KΩ , 1/8W, 5%	
6	Disc Ceramic Capacitor 220 PF	
6	Disc Ceramic Capacitor .33MF	
6	Disc Ceramic Capacitor .1MF	



COMPONENTS LIST OF DIGITAL II INTERFACE

QTY	DESCRIPTION OF COMPONENT	NUMBER PART
22	Analog Multiplexer/Demultiplexer	4051B
2	Low Power Low off set voltage Quad Comparators	LM139AJ14A
	Nand Gates Quad 2 Inputs	4011B
14	Resistor 5KΩ, 1/8W, 5%	
21	Resistor 10KΩ , 1/8W, 5%	
160	Resistor 1MΩ , 1/8W, 5%	
	Disc Ceramic capacitor .33MF	
	Disc Ceramic capacitor .1MF	
	FC Printed Circuit Board Connectors	FC0801-120-00



MINISTÉRIO DE CIÉNCIA E TECNOLOGIA

INSTITUTO DE PESQUISAS ESPACIAIS

MECB/SS

DOCUMENTO Nº: A-REV-0011

PÁGINA: 13

VERSAO: 01

COMPONENTS LIST OF ANALOG I INTERFACE

QTY	DESCRIPTION OF COMPENENT	NUMBER PART
10	Analog Multiplexer/Demultiplexer	4051B
32	Thermistor	
66	Resistor 1MΩ, 1/8 W, 5%	
32	Resistor , 1/8 W, 5%	
32	Resistor , 1/8 W, 5%	
	F.C. Printed Circ. Board Connectors	FC0801-120.00



MINISTÉRIO DA CIÉNCIA E TECNOLOGIA

INSTITUTO DE PESQUISAS ESPACIAIS

MECB/SS

DOCUMENTO N°: A-REV-0011

PÁGINA: 14

VERSAO: 01

COMPONENTS LIST OF ANALOG II INTERFACE

QTY	DESCRIPTION OF COMPONENT	NUMBER PART
18	Analog Multiplexer/Demultiplexer Single 8 - Channel	4051B
128	Resistor 1MΩ, 1/8 W, 5%	



COMPONENTS LIST OF ANALOG III INTERFACE

QTY	DESCRIPTION OF COMPONENT	PART NUMBER
18	Analog Multiplexer/Demultiplexer Single - 8 channel	
128	Resistor 1MΩ, 1/8W, 5%	
	FC Printed Circ. Board Connectors	FL0801-120-00



WIRING, CABLING SUBSYSTEM AND CONNECTORS AND ACCESSORIES

QTY	DESCRIPTION OF COMPONENT	PART NUMBER
	Stranded Hook-up wires 26 AWG For Signal Lines	
	Stranded Hook-up wires 22 AWG For Power Lines	
6	Rectangular D Subminiature	MD308N50P1
	Rectangular D Subminiature	MD308N37P1
6	Nylon Potting Shells	DD50908-1
	Nylon Potting Shells	DC50907-1
6	Switching Shells	DD19678-9
	Switching Shells	DC19678-8
	Screw Lock assembly	
6	FD Printed Circuit Board Connector (Receptor)	FD0301-120.00



MECB/SS


DOCUMENTO Nº: A-REV-0011


PÁGINA: A.1

VERSÃO: 01


APPENDIX A

ELECTRIC DIAGRAMS






TITULO		ANALOG INTERFACE I		MATERIAL /NORMA /DIMENSÕES /DESIGNO		P/N		TRAT		PESSO	
PRIM		DESIGNADO		P/N		01		ACAB		03	
DE S	DE	INSTITUTO DE PESQUISAS ESPACIAIS									
TOLERÂNCIA GERAL										LINEAR	
ANGULAR											



TÍTULO		INSTITUTO DE PESQUISAS ESPACIAIS		TOPOGRAFIA GRÁFICA	
POS	DT	DESIGNAÇÃO	MATERIAL/NORMA/DIMENSÕES/DESENHO	P/N	LINHAR ANGULAR
			O.T.	ACAB.	C.S.
			REV.	TRAT.	PESO





POS. OR.	DESIGNAÇÃO	MATERIAL / MÓRMA / DIMENSÕES / DESENHO			P/N
		P/N	TRAT.	FECHO	
OT.	ACAB	OS			

INSTITUTO DE PESQUISAS ESPACIAIS

TOMADA DE MEDIDA		CIFRA	
LIVELAN	ESTADO-AIR	LIVELAN	ESTADO-AIR
DCS	/ / APPROV	/ /	NY DO DISEÑO

ANALOG INTERFACE II






POS.	OT.	DESIGNAÇÃO	MATERIAL / NORMA / DIMENSÕES / DESENHO	P/N		TOLERÂNCIA GERAL LINEAR - ANGULAR	TITULO
				P/N	TRAT.		
		MINISTÉRIO DA CIÊNCIA E TECNOLOGIA INSTITUTO DE PESQUISAS ESPACIAIS	01.	A/CAB	OS		

ANALOG INTERFACE III


PROJ.	REV.	APROV.	FOLHA		Nº DO DESENHO
			1	1	
DES	/	/			



POS	OR	DESIGNAÇÃO	MATERIAL/NORMA/DIMENSÕES/DESENHO	P/N		
				TRAT	PIEZO	PESO
			01	ACAB	0.03	

TÍTULO		ANALOGO INTEGRAL C		INSTITUTO DE PESQUISAS ESPACIAIS		MINISTÉRIO DA CIÊNCIA E TECNOLOGIA	
PRON	/ /	/ /	REV	/ /	/ /	ESCALA	1 /
DES	/ /	/ /	APROV	/ /	/ /	TOLMA	Nº DO DISENHO

MECB/SS



MATERIAL / NORMA / DIMENSÕES / DSENHOS		P/N	FAT	PESC
Pos	Ref			
		01	ACAB.	05


INSTITUTO DE PESQUISAS ESPACIAIS

TOTAL PÁGINAS = 1000
1 ENT. AP
FONTE: AN

DIGITAL INTERFACE I


TITULO		PROJ	/ /	REV	/ /	ESCALA	FOLHA	Nº DO DSENHO
DES				APROV		DE		

INPE 11



POSIÇÃO OT	DESCRIÇÃO	MATERIAL / NORMA / INSTRUÇÕES / DSENHO			P/N
		P/N	TRAT	PESO	
	AV-5VDC PARA FACE F	OT	ACAB	0.5	
1	INSTITUTO DE PESQUISAS ESPACIAIS	OT			
2	TAC				
3	58				


DIGITAL INTERFACE F




POS	QT	DESIGNAÇÃO	MATERIAL / NORMA / DIMENSÕES / DESENHO		P/N	PESO
			TRAT.	P/N		
INSTITUTO DE PESQUISAS ESPACIAIS						
TITULO						
INPE	/	H.V.	ESCALA	FOLHA	Nº DO DISENHO	
063	/	ARMON	/	/	DC	


DIGITAL INTERFACE

MECB/SS





PROJETO	DESIGNAÇÃO	MATERIAL / NORMA / DIMENSÃO / SÍNTESE / ESBOÇO		PN	TRAT	MSO	OS
		PROJETO	DESIGNAÇÃO				
DESS	INSTITUTO DE PESQUISAS ESPACIAIS			PROJETO	DESIGNAÇÃO	FOLHA	Nº DA DISC. NHO
		PROJETO	DESIGNAÇÃO				
TITULO: PROJETO DE INTERFACE II							
ANEXO: PROJETO DE INTERFACE II							
INSTITUTO DE PESQUISAS ESPACIAIS							
TOLEMACIA: GERAL							
UNIDAR: 1 - AEROCAR							



INTERCONNECTION BETWEEN INTERFACES



MINISTÉRIO DA CIÊNCIA E TECNOLOGIA

INSTITUTO DE PESQUISAS ESPACIAIS

MECB/SS


DOCUMENTO N°: A-REV-0011

PÁGINA: A.15



VERSAO: 01

TIMING DIAGRAM

SCALE: 1CM: 1MSEG



SCALE: 1CM: 6MSEG



PROPOSTA PARA PUBLICAÇÃO

DATA
31.07.86

IDENTIFICAÇÃO	TÍTULO	
	THE DIRECT TELEMETRY ENCODER : A DETAILED DESCRIPTION	
REVISÃO TÉCNICA	AUTORIA	PROJETO/PROGRAMA
	Alderico R. de Paula Junior Ricardo de Azevedo Mendes Fernando Antônio Pessotta	SUBORD DIVISÃO DEPARTAMENTO DCA
DIVULGAÇÃO	<input type="checkbox"/> EXTERNA <input checked="" type="checkbox"/> INTERNA	MEIO: Restrita
REVISOR TÉCNICO		APROVADO: <input checked="" type="checkbox"/> SIM <input type="checkbox"/> NÃO <input type="checkbox"/> VER VERSO 4/11/86 <i>Alderico R. de Paula Junior</i> DATA CHEFE DIVISÃO
RECEBI EM: _____ REVISADO EM: _____ OBSERVAÇÕES: <input type="checkbox"/> NÃO HÁ <input type="checkbox"/> VER VERSO DEVOLVI EM: _____ EDUARDO WHITAKER BERGAMINI Chefe do Dept. <i>ASSINATURA</i> <small>computação em Aplicações Especiais</small>		APROVADO: <input type="checkbox"/> SIM <input type="checkbox"/> NÃO <input type="checkbox"/> VER VERSO EDUARDO WHITAKER BERGAMINI Chefe do Dept. <i>ASSINATURA</i> <small>com Aplicações Especiais</small> DATA CHEFE DEPARTAMENTO DCA
REVISÃO DE LINGUAGEM	Nº: 332 PRIORIDADE: 1 DATA: 1-8-86 REVISADO <input type="checkbox"/> COM CORREÇÕES <input type="checkbox"/> SEM <input type="checkbox"/> VER VERSO POR: <i>Paulo Mado de Carvalho</i> 4.8.86 <i>Paulo M. de Carvalho</i> ASSINATURA DATA	O(S) AUTOR(ES) DEVE(M) MENCIONAR NO VERSO, OU ANEXAR NORMAS E / OU INSTRUÇÕES ESPECIAIS RECEBIDO EM: Julho/86 CONCLUÍDO EM: Julho/86 DATILOGRAFA: Marta <i>Marta Carvalho</i> ASSINATURA
PARECER		
FAVORÁVEL:	<input type="checkbox"/> SIM <input type="checkbox"/> VER <input type="checkbox"/> NÃO <input type="checkbox"/> VERSO	DATA RESPONSÁVEL/PROGRAMA
EM CONDIÇÕES DE PUBLICAÇÃO EM:		AUTOR RESPONSÁVEL
AUTORIZO A PUBLICAÇÃO: <input type="checkbox"/> SIM <input type="checkbox"/> NÃO DIVULGAÇÃO <input type="checkbox"/> INTERNA <input type="checkbox"/> EXTERNA MEIO: _____ OBSERVAÇÕES: _____		
DATA		DIRETOR
SEC	PUBLCIAÇÃO: 4033 RT 6103 PÁGINAS: _____ ÚLTIMA PÁGINA: _____ COPIAS: _____ TIPO: _____ PREÇO: _____	